Sheet 1 of 1 US. DEPARTMENT OF COMMERCE FORM PTO-1449 ATTY, DOCKET NO. SERIAL NO. PATENT AND TRADEMARK OFFICE (REV. 7-80) RD-28435 09/681,304 Applicant RICHARD J. SAIA, ET AL OSURE STATEMENT BY APPLICANT LIST OF ITEMS Filing Date Group 3/15/01 U.S. PATENT DOCUMENTS FILING DATE *EXAMINER INITIAL DOCUMENT NUMBER DATE NAME **CLASS** SUBCLASS IF APPROPRIATE ·DLN GORCZYCA, ET AL 11/3/92 5,161,093 AA5,353,498 10/11/94 FILLION, ET AL DLN ΑB DLN 5,527,741 6/18/96 COLE, ET AL ACSAIA, ET AL 11/21/00 DLN AD 6,150,719 AE FOREIGN PATENT DOCUMENTS **TRANSLATION** DOCUMENT **SUBCLASS** YES **COUNTRY** CLASS NO NUMBER DATE **B**1 **B2 B**3 OTHER INFORMATION (Including Author, Title, Date, Pertinent Pages, etc.) US PATENT APPLICATION, SER. NO. 09/399,461, FILED 9/20/99, ENTITLED "HDI CHIP ATTACHMENT METHOD FOR REDUCED PROCESSING" BY EL BALCH, ET AL, (ATTORNEY DLN DOCKET NO. RDMM25449). US PATENT APPLICATION, SER. NO. 09/411,101, FILED 10/99, ENTITLED "CIRCUIT CHIP PACKAGE AND FABRICATION METHOD" BY FILLION, ET AL, (ATTORNEY DOCKET NO. RD-DLN 26,569). US PATENT APPLICATION, SER. NO. 09/469,749, FILED 12/22/99, ENTITLED "APPARATUS, C3 METHOD AND PRODUCT THEREFROM, FOR ALIGNING DIE TO INTERCONNECT METAL ON FLEX DLN SUBSTRATE" (ATTORNEY DOCKET NO. RD-26,951). JT BUTLER, ET AL, "ADAPTING MULTICHIP MODEL FOUNDRIES FOR MEMS PACKAGING", C4

EXAMINER DATE CONSIDERED

PAGES, 2ND QTR. 1998.

DLN

PLN

C5

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant

INTERNATIONAL JOURNAL OF MICROCIRCUITS AND ELECTRONIC PACKAGING, VOL. 21, NO. 2, 6

AD WOLFRUM, SHIPLEY MULTIPOSIT XP-9500 CC-1 PHOTODIELECTRIC, 4 PAGES, 1995.